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 
Abstract-- This paper presents a hybrid Modular Multilevel 
Converter (MMC), which combines full-bridge sub-modules 
(FBSM) and half-bridge sub-modules (HBSM). Compared with 
the FBSM based MMC, the proposed topology has the same dc 
fault blocking capability but uses fewer power devices hence has 
lower power losses. To increase power transmission capability of 
the proposed hybrid MMC, negative voltage states of the FBSMs 
are adopted to extend the output voltage range. The optimal ratio 
of FBSMs and HBSMs, and the number of FBSMs generating a 
negative voltage state are calculated to ensure successful dc fault 
blocking and capacitor voltage balancing. Equivalent circuits of 
each arm consisting of two individual voltage sources are 
proposed and two-stage selecting and sorting algorithms for 
ensuring capacitor voltage balancing are developed. Comparative 
studies for different circuit configurations show excellent 
performance balance for the proposed hybrid MMC, when 
considering dc fault blocking capability, power losses, and device 
utilization. Experimental results during normal operation and dc 
fault conditions demonstrate feasibility and validity the proposed 
hybrid MMC. 
 
Index Terms-- DC fault, hybrid, modular multilevel converter, 
power losses, voltage ripple. 
I.  INTRODUCTION 
The Modular Multilevel Converter (MMC) has drawn 
attention due to its advantages of modular design, high 
efficiency and scalability, and excellent output waveform with 
low harmonic distortion, etc. [1-12]. 
The basic building block in a MMC is a sub-module (SM). 
The half-bridge based SM (HBSM) has been the main 
configuration in the MMC [1-7]. However, a HBSM based 
MMC (HB-MMC) does not have dc fault blocking capability, 
thus relies on ac or dc circuit breakers to isolate dc faults [13-
14]. This becomes problematic for both the converter as it has 
to withstand a high fault current and the connected network 
since it could take considerable time for the system (especially 
a multi-terminal system) to recover a dc fault [15]. Thyristors 
connected in anti-parallel to the SM terminals can be 
employed [16-17] to bypass the short-circuit current and 
protect the freewheel diodes. However, this method does not 
isolate a dc fault and additional devices are required for fast 
fault isolation.  
To address the issues of dc faults, the full-bridge based SM 
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(FBSM) was proposed which has the inherent advantage of dc 
fault blocking capability. However, the number of SM power 
devices is doubled compared to the HBSM. This not only 
increases the costs of high power MMC systems but also 
results in higher power loss as the current in each SM flows 
thought two power devices instead of one as in a HBSM. To 
increase power device utilization, various studies have been 
performed which use the negative voltage output from the 
FBSM to increase the modulation index and ac voltage output 
[8-10]. In [8] the concept of using the negative voltage state of 
the FBSM to increase voltage output was mentioned, but no 
detailed relationship between the ac and dc voltages and 
modulation index limit were considered. The relationship 
among the capacitor voltages, the ac and dc voltages was 
presented in [9], but the effect of the use of a negative voltage 
state on energy variation and capacitor voltage ripple are not 
addressed. In [10], the focus was on eliminating the energy 
oscillation between the upper and lower arms using a desirable 
modulation index of 1.414 for a full-bridge based MMC (FB-
MMC). However, for all studies that consider the use of the 
FBSM negative voltage state, no systematic design and 
detailed analysis on SM capacitor voltage variation, has been 
provided. 
Voltage ripple and capacitance of the SM capacitors are a 
crucial factor for the operation, size and cost of MMC systems 
[18-23]. For HB-MMC systems, a method to calculate the 
capacitance was derived in [18], considering the energy 
variation and the corresponding voltage ripple. The minimum 
capacitance in terms of voltage balancing requirements has 
been investigated in [19]. A method to minimize the required 
capacitance by injecting harmonics into the circulating current 
was proposed in [20]. The minimum capacitance and the 
energy storage requirements with respect to the energy 
variation were analyzed in [21] and [22], respectively. A 
detailed analysis on the impact of the circulating current on 
capacitor voltage ripple is provided in [23]. For a FB-MMC 
using the negative voltage state, the effect of the number of 
FBSMs allowed to generate the negative voltage state, on 
capacitor voltage balancing, has not been investigated. 
Reference [24] illustrates how HBSM can be used as the 
basic building blocks to form different circuit configurations 
by varying the connections of the respective output terminals 
in order to provide a space-saving, simple structure, easy to 
maintain, durable and cost-effective power electronic 
switching module. For example, a FBSM can be implemented 
by parallel connection of the dc sides and series connection of 
the ac sides of two HBSMs, and further parallel and series 
connection of the ac/dc sides can be made to form different 
circuit configurations. However, there is no mention of the use 
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of different configurations within the same converter leg. 
Considering the mentioned issues, a Hybrid MMC 
consisting of a combination of FBSMs and HBSMs, is 
proposed in this paper. The hybrid MMC not only has dc fault 
blocking capability but also uses fewer semiconductor devices 
and has lower power loss than the FB-MMC. However, in 
contrast to the conventional MMC in which all the SMs are 
identical, FBSMs and HBSMs in the Hybrid MMC function 
differently in the charging and discharging periods and 
therefore, their capacitor voltage ripple and balancing need to 
be carefully analyzed. 
The paper is organized as follows. Section II introduces the 
basic topology and design principles of the proposed Hybrid 
MMC. The detailed analysis of capacitor voltage ripple and 
the proposed SM sorting and selecting algorithm are discussed 
in Section III. Comparison among the different MMC 
topologies is carried out in Section IV. Section V provides the 
experimental results to demonstrate the feasibility of the 
proposal and Section VI draws the conclusions. 
II.  HYBRID MMC DESIGN PRINCIPLE  
A.  Basic Configuration 
Fig. 1 shows one leg of the proposed Hybrid MMC. Each 
of the two arms in each leg has N sub-modules, comprising F 
FBSMs, notated as SMf(1) to SMf(F) and N-F HBSMs denoted 
as SMh(1) to SMh(N-F). Vdc is the dc-link voltage, L0 is the arm 
inductance, C is the SM capacitance, and Vc is the dc voltage 
across each SM capacitor. The total voltages generated by all 
the SMs in the upper and lower arms are represented by vpa 
and vna, respectively. ipa and ina are the upper and lower arm 
currents, respectively, and ia is the output ac phase current. 
 
 
Fig. 1 Basic Structure of a Hybrid MMC  
 
Tables I and II show the switch states for an FBSM and 
HBSM, respectively. Compared to the HBSM which can 
generate voltage states Vc and 0, each FBSM can generate a 
third state of -Vc. In the proposed scheme, some of the FBSMs 
are allowed to generate the -Vc voltage state to increase the ac 
output voltage. 
 
TABLE I 
SWITCH STATES OF FBSM 
STATE S1 S2 S3 S4 vsm Vc (isM>0) 
1 1 0 0 1 VC charging 
2 0 1 0 1 0 unchanged 
3 1 0 1 0 0 unchanged 
4 0 1 1 0 -VC discharging 
BLOCK 0 0 0 0 - - 
 
TABLE II 
SWITCH STATES OF HBSM 
STATE S1 S2 vsm Vc (isM>0) 
1 1 0 VC charging 
2 0 1 0 unchanged 
 
Assuming the total number of SMs in each arm is N 
(comprising F FBSMs and N-F HBSMs) and the capacitor 
voltage across all the SMs are balanced at Vc, the range of the 
generated total arm voltage is from 0 to NVc for the 
conventional method without using the -Vc state of the FBSMs. 
Thus, considering a maximum modulation index m of 1, the dc 
and peak ac phase voltages are: 
dccpeakancdc VNVVNVV 2
1
2
1             , _                      (1) 
If M FBSMs in the Hybrid MMC are allowed to generate 
the -Vc state in each arm (M < F), the arm voltage range will be 
extended, between ±MVc and NVc. Under such conditions, the 
dc and peak ac phase voltages are: 
 
 
MN
MV
VVMNV
VMNV
dc
dccpeakan
cdc
  
 
2
1
2
1
_
      
   (2) 
From (2) the peak ac phase voltage can be extended due to 
M FBSMs generating the -Vc state.  
B.  Capacitor voltage balancing consideration 
For satisfactory MMC operation it is necessary to ensure 
the capacitor voltage in each SM can be balanced. In contrast 
to FBSMs that can charge and discharge their SM capacitors 
without having to change the external current direction, HBSM 
capacitors can only be charged during positive arm current and 
discharged during negative arm current. As the number of 
FBSMs generating a -Vc state increases, the relationships 
among the ac voltage, dc voltage, and dc current also change. 
Thus it is necessary to analyze the impact of the number of 
FBSMs generating the -Vc state on the charging and 
discharging time for the SM capacitors. 
Neglecting converter power loss, the steady-state three-
phase ac and dc powers are: 
acmmdcdcdc PIVIVP    Mcos23                     (3) 
where Vm and Im are the peak ac output phase voltage and 
current, ĳ is the voltage and current phase angle, and Idc is the 
dc current. 
Substituting dcm mVV 2
1  into (3) yield 
Mcos
4
3
mdc mII                                           (4) 
where m is the modulation index. 
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    Considering the fundamental frequency and dc components, 
the arm currents are given by 
 
 °¯
°®
­
 
 
dcmn
dcmp
ItIi
ItIi
3
1sin
2
1
3
1sin
2
1
MZ
MZ
                      (5) 
Substituting (4) into (5) yields 
 
 °¯
°®
­
 
 
MMZ
MMZ
cos
4
1sin
2
1
cos
4
1sin
2
1
mmn
mmp
mItIi
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             (6) 
To ensure sufficient charging and discharging times for the 
HBSMs, the arm currents must be both positive and negative 
within one complete period. So the following equation must be 
satisfied: 
mmm ImImI 2
1
4
1cos
4
1 ddM                            (7) 
Thus the modulation index m must be less than or equal to 
2.  According to (2), the following relationship can be derived: 
     NMV
MN
MV
V dc
dc
dc 3
1        ,
2
1 dd                       (8) 
It can be concluded that for the Hybrid MMC, M (the 
number of FBSMs generating -Vc) must not be more than ?N 
in order to ensure sufficient charging and discharging times for 
the HBSMs to balance their capacitor voltages within each 
fundamental period.  
C.  DC fault blocking consideration 
If the series voltage formed by all the FBSM capacitors 
along a fault current path is higher than the ac line-to-line 
voltage, a dc fault can be blocked once all the IGBTs are 
switched off. In view of this requirement, the minimum 
number of FBSMs within each arm can be derived. 
According to (2), the peak line-to-line ac voltage for the 
MMC during a dc fault, at maximum modulation index, is 
  dcVMN
MN
u 
u 
2
3max                            (9) 
Each arm has F FBSMs, thus the arm voltage formed by the 
FBSMs during dc faults is  
  dccarm VMN
F
FVu                           (10) 
Therefore, the blocking voltage formed by two series arm 
voltages (one upper arm and one lower arm in different legs) 
and the ac line-to-line voltage should meet the following 
criteria  
    armdcdc uVMN FVMN MNu 2223max  d        (11) 
Thus, to successfully block dc faults, the total number of 
FBSMs has to meet the following requirement 
 MNF t
4
3
                                    (12) 
According to this analysis, both (8) and (12) need be 
satisfied when designing the hybrid MMC. Fig. 2 (a) shows the 
minimum allowed F/N value, which results in the lowest 
number of required power device, for the variation of M/N 
from 0 to 1/3. In Fig. 2 (b), the normalized maximum IGBT 
utilization where the value at M = 0 is defined as 1 (higher 
value means better use of the IGBT or for delivering same 
power, less IGBT would be required), is illustrated. As can be 
seen, the maximum device utilization increases with the 
increase of the M/N value. 
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Fig. 2 Impact of M variation on F value and IGBT device utilization 
 
Two specific conditions are considered further as examples 
for analyzing the circuit and control strategy. 
1) M = 0, F = ½N 
In this scenario, the hybrid MMC consists of half HBSMs 
and half FBSMs. Since M=0, there is no -Vc state used for the 
FBSMs, the number of HBSMs and FBSMs are same (½N) 
and the conventional control strategy for the HB-MMC [2] can 
be adopted. No further discussion is presented here. 
2) M =  ?N, F =  ?N 
In this scenario, the hybrid MMC consists of  ?N HBSMs 
and  ?N FBSMs (i.e., F= ?N). Among the  ?N FBSMs, the 
maximum number of SM generating -Vc state is half of the 
total FBSMs, i.e.,  ጀ of the total number of SMs (M= ?N). 
This configuration is now investigated further.  
III.  CAPACITOR VOLTAGE BALANCING 
Due to the use of the negative voltage state for some SMs, 
the total voltage in each arm can be considered as two series-
connected voltage sources as shown in Fig. 3. As shown, up1 
and un1 refer to the ac voltages having amplitudes of ¼mVdc 
generated by the M (i.e.,  ?N) FBSMs utilizing the -Vc state. 
up2 and un2 are the voltages generated by the remaining N-M 
SMs with the same ac voltage amplitudes of ¼mVdc but with a 
dc offset of ½Vdc. 
 
 
Fig. 3 Equivalent circuit for the Hybrid MMC 
 
A.  Steady-state analysis 
Since the analysis in the upper and the lower arms in a leg 
is the same, the following analysis is based on the upper arm. 
According to the presented analysis, the total arm voltage 
can be divided into two parts 
°¯
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 
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The instantaneous power into each voltage source is 
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Integrating the instantaneous power in one fundamental 
period yields the net energy flowing into each voltage source 
as 
0cos
8
1
2
0
11 d  ' ³ MSS mdcpp ImVdtpE                 (16) 
0cos
8
1
2
0
22 t  ' ³ MSS mdcpp ImVdtpE                   (17) 
021  '' ' pp EEE                                        (18) 
From (18), although the net energy transferring in one 
fundamental period in each arm is zero, the net energy in the 
two separate up1 and up2 is not zero. Therefore, in order to 
maintain capacitor voltage balance, it is necessary to exchange 
energy between up1 and up2 within each fundamental period. 
For this hybrid MMC configuration,  ?N FBSMs are operated 
in up1, and the other  ?N FBSMs are operated in up2. Thus, if 
each FBSM can be arranged to operate in both up1 and up2 by 
specific sorting and selecting algorithms, they can be used as a 
bridge for transferring energy between up1 and up2.  
 
 
Fig. 4 Transferring energy through up1 and up2 
B.  Modified sorting and selection algorithm 
As indicated in (6), increasing m in the proposed hybrid 
MMC gradually reduces the time intervals when the upper arm 
current ip is negative. This affects capacitor voltage balance in 
the HBSMs due to the reduced discharging time. Thus, in 
contrast to the conventional capacitor voltage balancing 
algorithm [2], in which only capacitor voltage and arm current 
direction are used for SM selection, the selection of SMs in the 
hybrid MMC has to consider the differences in their behavior, 
and charging and discharging periods between the FBSMs and 
HBSMs. 
For illustrative purposes, Fig. 4 shows the reference 
voltages, arm current, and transferred energy in up1 and up2 in 
one complete period for ĳ = 0. From Fig. 4 ǻEp1 DQG ǻEp2 
cannot reach balance in one complete period, as previously 
illustrated in (16) and (17). In the first half-F\FOHWRʌup1 
delivers energy while up2 absorbs energy. Thus it is necessary 
to transfer energy between these two voltage sources to ensure 
their respective net energy flow can remain balanced in one 
complete period. A modified sorting and selecting algorithm is 
thus proposed, as shown in Fig. 5. 
 
 
Fig. 5 Modified sorting and selection algorithm for the hybrid MMC 
 
The basic principles of the modified sorting and selection 
algorithm are summarized as follows. 
x  In the first half-F\FOH SHULRG  WR ʌ all  ?N FBSMs are 
sufficient to generate the required reference voltages in up1 
and up2 (within 0 - ±0.5 p.u.). Thus only the  ?N FBSMs 
are sorted and selected in this period with all the HBSMs 
producing zero output (i.e., their capacitors are bypassed). 
When the arm current is positive, the FBSMs having the 
highest capacitor voltages are selected to operate in up1 
producing -Vc output and their capacitors are discharged. 
The FBSMs having the lowest capacitor voltages are 
assigned to up2 producing +Vc output and their capacitors 
are charged. This selection is reversed when the arm 
current is negative. This ensures the capacitor voltages in 
all the  ?N FBSMs are balanced. 
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x  In the second half-F\FOH SHULRG ʌ WR ʌ QR -Vc state is 
required. The sorting process is thus carried out within all 
N SMs where the SMs with the lowest capacitor voltages 
(for positive arm current) or the highest capacitor voltages 
(for negative arm current) are selected to operate in up1 and 
up2 producing +Vc output. All the unselected SMs are 
bypassed generating zero voltage. 
As the FBSMs are switched between up1 and up2 which 
effectively transfers energy between the two equivalent 
sources, all the capacitor voltages can be balanced. 
C.  Variations on capacitor energy storage 
Due to the interactive behavior between the FBSMs and 
HBSMs, their capacitor voltage ripple is now considered. 
For the example in Fig. 4, the maximum discharging energy 
variation on the FBSM capacitors occurs in the first half-cycle, 
and can be expressed as 
   
 
 ³
³³
¸¸
¸
¹
·
¨¨
¨
©
§

 
  '
1
0
2
0
2121max
2cos
8
1
sincos
8
1sin
4
1
                  
maxmax
T
T
MZ
ZMMZ
dt
tImV
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mdc
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 (19) 
where ș1 refers to the phase angle resulting in maximum 
discharging energy variation. 
The charging energy variation on capacitors in the FBSMs 
occurs in the second half-cycle before the arm current is 
negative. Initially, the FBSMs are selected to be charged so as 
to compensate the discharged energy in the first half-cycle. 
After compensation is completed, the following charge energy 
is then assumed to be equally distributed among the ?N 
FBSMs and  ?N HBSMs groups. So the maximum charging 
energy variation in the FBSM capacitors is 
 ³ u ' 20 21max 32 T dtppE ppfc                (20) 
where ș2 is the phase angle when the arm current becomes 
negative. 
Thus, the maximum energy variation on the FBSM 
capacitors is calculated as 
maxmaxmax fdfcf EEE '' '                        (21) 
For the HBSMs, the total energy flowing in the whole 
second half-cycle is zero for the capacitor voltages to be 
balanced. Since HBSMs can be discharged only when iarm < 0, 
if the discharge energy is assumed to be equally distributed 
among the  ?N FBSM and  ?N HBSM groups, the maximum 
energy variation on the HBSM capacitors can be estimated by 
considering one third of the total discharging energy when iarm 
< 0, i.e.: 
 ³ u ' 3
2
21max 3
1
T
T
dtppE pph                    (22) 
where ș2 to ș3 is the period when the arm current is negative. 
According to minmaxmax EEE  ' , the maximum energy 
variation can also be estimated: 
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where Dfmax, Dhmax and Dfmin, Dhmin denote the per unit 
maximum  and minimum capacitor voltage for the FBSMs and 
HBSMs, respectively. 
Substituting (21) and (22) into (23) and (24), the 
capacitance for the FBSMs and HBSMs can be expressed as 
   max2
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2
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2
22
f
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f E
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C 'u
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
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The required capacitances for the HBSMs and FBSMs are 
different for the same voltage ripple and are also affected by 
operating conditions (i.e., ǻ(fmax and ǻ(hmax vary under 
different operation conditions). Taking the experimental 
prototype for example, when the capacitance ratio of the 
FBSM and HBSM is 4.46:1, the maximum capacitor voltage 
ripples are equal (N = 3, F = 2, M = 1, m = 1.6, Vdc = 120V, Im 
= 7A, ĳ = 0). 
D.  Operation under reduced dc voltage  
The above analysis is based on the normal operation with 
DC voltage controlled under nominal values. However, large 
disturbances, e.g., faults on ac or dc side can cause severe dc 
voltage drop. Under such a condition, conventional HB-MMC 
based system would lose its control capability and have to be 
blocked to protect the IGBTs. With the proposed hybrid 
configuration, the relationship between the ac and dc voltages 
can be altered by changing the total number of SMs switched 
in (i.e. N) and the number of FBSMs generating -Vc state (i.e., 
M). However, the capacitor voltage balance in the FBSMs and 
HBSMs needs be considered carefully. 
The total number of required SMs selected is now 1¶ and 
the number of FBSMs generating the ±Vc state is 0¶
Assuming the ac system voltage remains the same whereas the 
dc voltage has dropped from Vdc to Vdc¶, the dc and ac phase 
voltages can be expressed as, 
    ccdcdc VMNVMNkkVV '''                    (27) 
    ccm VMNVMNV ''
2
1
2
1                       (28) 
where k is the ratio between the new and initial dc voltages, 
and k < 1.  
According to (27) and (28), the 1¶ and 0¶ are then 
calculated as, 
   
   °°¯
°°®
­
! 
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                       (29) 
It is noted that the 1¶ will have to decrease and 0¶ to 
increase following the drop of dc voltage. Under the extreme 
condition of 9¶dc = 0 (i.e. k = 0), 0¶ = 1¶ = (M+N)/2. For 
previous design of M =  ?N, F =  ?N, this leads to 0¶ = 1¶ = 
 ?N. This means the selection is carried out in the FBSMs and 
all the HBSMs are bypassed indicating the hybrid MMC is 
capable of operating during zero dc voltage. Under other lower 
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dc voltage conditions, the HBSMs will still be used.  
The power on ac and dc sides are given as, 
'''''' cos
2
3
acmmdcdcdc PIVIVP    M                     (30) 
where ,¶dc is the new dc current, ,¶m and ĳ¶ are the new ac 
current amplitude and power factor angle, respectively. 
The upper arm current is now rewritten as,   dcmp ItIi ''''
3
1
sin
2
1  MZ                        (31) 
Substituting (30) into (31) yields, 
  dcdc
m
dc
p ItI
V
V
i '''
'
'
3
1
sin
cos3
 MZM           (32) 
To ensure sufficient charging and discharging times for the 
HBSMs, the arm currents must be both positive and negative 
within one complete period. So the following equation must be 
satisfied: 
dcdc
m
dc II
V
V ''
'
3
1
cos3
tM                             (33) 
Substituting (27) and (28) into (33) gives the required 
power factor as  
 MN
MNk

d 2cos 'M                              (34) 
Equation (33) indicates that the power factor should be 
reduced following the drop of dc voltage. That means the 
control system needs use reactive current to ensure enough 
discharging period for HBSMs so as to maintain SM capacitor 
voltage balancing. Again for the proposed design of M= ?N, 
this leads to kd'cosM  (k<1).  
Thus, the proposed hybrid MMC can continue operating 
under reduced dc voltage with proper selection of the total 
number of SMs to be used (i.e., N¶ WKH QXPEHU RI )%60V
generating ±Vc (i.e., M¶DQGWKHRutput power factor (i.e., ĳ¶. 
The previously proposed sorting and selection algorithm is still 
applicable for maintaining SM capacitor voltage balancing and 
the system simply operates in the same way as normal 
condition, e.g. controlling the AC output and circulating 
current. The maximum energy variations on FBSMs and 
HBSMs can still be derived from (23) and (24) by replacing N, 
M, ĳ with N¶, M¶ DQG ĳ¶ from (29) and (34), and the SM 
capacitor voltage ripple can be estimated accordingly. 
IV.  TOPOLOGY COMPARISON 
A comparison among the hybrid MMC systems and the 
conventional HB-MMC and FB-MMC is carried out. Since the 
basic building blocks in the hybrid MMC are the same HBSM 
and FBSM as the conventional MMC, the reliability of the 
hybrid MMC would be similar to the HB-MMC and FB-
MMC.  
Table III shows the number of power semiconductors 
required for the different types of MMC. Taking the required 
semiconductor devices for the conventional HB-MMC as the 
bases for comparison, in which 4n IGBT and 4n diode are 
required for each arm, for delivering the same power, the 
conventional FB-MMC doubles the number of IGBT and 
diode (i.e., 8n ), whereas the proposed hybrid MMC (M = 0, F 
= ½N) uses 50% more IGBT and diode (i.e., 6n) and the 
hybrid MMC (M =  ?N, F = ?N) only has 25% increase in the 
total number of IGBT and diode (i.e., 5n) compared to HB-
MMC. This indicates that the proposed hybrid MMC system 
can provide dc fault blocking capability without significant 
increase on the total semiconductor devices.  
To evaluate the power losses of the four MMC 
configurations, a simple loss calculation method is adopted 
[5]. The main parameters of the semiconductor module are 
derived from the datasheet of the 5SNA 1200G450300 [25], 
and the main parameters of the four MMC systems are shown 
in Table IV. The carrier frequency is 2.5 kHz for all four 
MMCs and the actual switching frequency for the SMs are also 
shown in Table IV. 
 
TABLE III COMPARISON AMONG THE FOUR TYPES OF MMC 
 HB-MMC FB-MMC Hybrid MMC 
M = 0,    
F = ½N 
M = ?N, 
F = ?N 
DC link voltage Vdc Vdc Vdc Vdc 
Maximum ac voltage ½Vdc ½Vdc ½Vdc Vdc 
SMs/per arm 2n 2n 2n 3n 
IGBTs/per arm 4n 8n 6n 10n 
Diodes/per arm 4n 8n 6n 10n 
Power capacity (p.u.) 1 1 1 2 
Power capacity per IGBT 1/(4n) 1/(8n) 1/(6n) 1/(5n) 
DC fault blocking  No Yes Yes Yes 
 
TABLE IV PARAMETERS OF THE DIFFERENT SYSTEMS 
Item HB-MMC FB-MMC Hybrid MMC 
M = 0,  
F = ½N 
M = ?N, 
F = ?N 
MMC rated power 5 MW 5 MW 5 MW 10 MW 
DC voltage 5 kV 5 kV 5 kV 5 kV 
AC voltage (L-L rms) 2.5 kV 2.5 kV 2.5 kV 5 kV 
No. of SMs per arm (N) 2 2 2 3 
No. of IGBTs per arm 4 8 6 10 
SM capacitor voltage 2.5 kV 2.5 kV 2.5 kV 2.5 kV 
Power capacity per IGBT 4.2% 2.1% 2.8% 3.3% 
Average Switching 
frequency per SM (kHz) 
1.25  1.25  1.25  FBSM: 1.05 
HBSM: 0.40  
Conduction Losses 24.0  kW 
(0.40% ) 
49.4 kW 
(0.82%) 
36.7 kW 
(0.62%) 
81.6 kW 
(0.68%) 
Switching Losses 13.4  kW 
(0.22%) 
13.4 kW 
(0.22%) 
13.4 kW 
(0.22%) 
38.0 kW 
(0.32%) 
Total conversion losses 37.4 kW 
(0.6%) 
62.8 kW 
(1.1%) 
50.1 kW 
(0.8%) 
119.6 kW 
(1.0%) 
 
The conduction losses and switching losses of the four 
MMC systems are also shown in Table IV. As expected, the 
conventional HB-MMC is the most efficient among the four 
MMC types. The proposed Hybrid MMCs are shown as more 
efficient than the conventional FB-MMC due to the reduced 
switch number, hence conduction loss. The two hybrid 
configurations also have different features; M = ?N, F = ?N 
results in a higher power density but slightly higher power loss 
than the configuration of M = 0, F = ½N, since the former 
needs extra switching for capacitor voltage balancing. 
V.  EXPERIMENTAL RESULTS 
To verify the presented analysis for the Hybrid MMC with 
M = ?N and F = ?N, a prototype single-phase hybrid MMC 
rated at 400 W was developed and its layout is shown in Fig. 
6. Each arm contains two FBSMs and one HBSM. The control 
system is implemented using a TMS320F2812 DSP and the 
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main parameters are listed in Table V. Two series-connected 
large DC capacitors are parallel connected across the DC 
power supply to create the neutral point. 
Figs. 7 and 8 respective show the steady-state and dynamic 
performances of the proposed hybrid MMC operating as an 
inverter in grid-connected mode, i.e. active power flows from 
the dc to ac. The output current shown in Fig. 7 is almost 
sinusoidal with low distortion. Voltage ripple on the FBSM 
capacitors is generally the same, with a peak-to-peak ripple of 
11.7%. Maximum voltage ripple on the HBSM capacitors is 
about 2.7%, being lower than that of the FBSMs due to the 
same capacitance being used (940µF). These values are in 
agreement with the calculated ripple of 11.99% and 2.69% 
using (23) and (24) for the FBSMs and HBSMs, respectively. 
The HBSM is bypassed during the first half-cycle period, 
verifying the previous sorting analysis. All capacitor voltages 
remain balanced. In Fig. 8, the active power is stepped from 
220W to 400W at 75ms. The proposed Hybrid MMC tracks 
the current and power changes quickly and smoothly, and the 
capacitor voltages remain balanced during the transient. The 
FBSM capacitor voltage ripple is considerably larger after the 
power step (current increase) due to increased ǻ(fmax. 
 
 
Fig. 6 Schematic diagram of the experimental system 
 
TABLE V  
PARAMETERS OF THE EXPERIMENTAL MMC SYSTEM 
Item Values 
MMC rated power 400 W 
dc voltage 120 V 
ac voltage (phase-ground rms.) 72 V 
Number of SMs per arm 3 
Number of FBSMs per arm 2 
Number of HBSMs per arm 1 
DC voltage per SM 60 V 
SM capacitor 940 µF 
Inductance per arm 5 mH 
MMC switching frequency 2.5 kHz 
 
To further validate the relation between voltage ripple and 
capacitance, Fig. 9 shows the measured voltage ripple for 
different capacitances. In these tests, the FBSM capacitance is 
fixed at 940µF, while capacitance for the HBSMs is varied at 
940µF, 470µF and 235µF, respectively. As shown in Fig. 9, 
for the same capacitance, the maximum voltage ripples in the 
FBSMs and HBSMs with 940µF are approximately 11.7% and 
2.7%, respectively. The respective maximum voltage ripple in 
the HBSM rises to 6.7% with 470µF and 10.0% with 235µF. 
These values are in agreement with the calculated HBSM 
capacitor voltage ripples of 2.69%, 5.37% and 10.75% for 
940µF, 470µF and 230µF, respectively. 
Fig. 10 shows the experimental results during a dc line-to-
line fault applied on the hybrid MMC system. Initially, the 
hybrid MMC operates as a rectifier, absorbing active power (-
245W) from the ac grid into the dc side (S1 is open). A dc fault 
is emulated by connecting a ȍ resistor across the dc link (S2 
is closed). Immediately after the fault, the MMC remains 
operational until it is blocked when the over-current is 
detected as shown in Fig. 10 where iarm increases rapidly after 
the dc fault. The capacitors in the selected SMs discharge 
before converter blocking. The dc voltage collapses quickly. 
Once the IGBTs are gated off, the fault current flows through 
the series capacitors in the FBSMs, while the capacitor in the 
HBSM is bypassed. There is a short charging period for the 
FBSM capacitors, whereas the HBSM capacitor voltage 
remains constant after IGBT blocking. Since the total series 
voltage formed by the FBSMs is higher than the ac voltage, the 
ac current and arm current quickly reduce to zero and the dc 
fault is thus blocked. 
 
 
 
 
Fig. 7 Steady-state operation as an inverter, Vdc: dc voltage (120V/div); vg: 
grid voltage (170V/div); ig: grid current (12A/div); iarm: arm current (6A/div);  
vcf1: capacitor voltage in FBSM1 (10V/div); vcf2: capacitor voltage in FBSM2 
(10V/div); vch: capacitor voltage in HBSM (10V/div) 
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Fig. 8 Dynamic operation as an inverter during active power step, Vdc: dc 
voltage (120V/div); vg: grid voltage (170V/div); ig: grid current (6A/div); iarm: 
arm current (6A/div); vcf1: capacitor voltage in FBSM1 (10V/div); vcf2: 
capacitor voltage in FBSM2 (10V/div); vch: capacitor voltage in HBSM 
(10V/div) 
 
 
 
Fig. 9 Relation between capacitor ripple and capacitor value, vcf1: capacitor 
voltage in FBSM1 (10V/div); vcf2: capacitor voltage in FBSM2 (10V/div); vch: 
capacitor voltage in HBSM (10V/div)  
 
 
 
 
 
Fig. 10 DC fault, Vdc: dc voltage (120V/div); vg: grid voltage (170V/div); ig: 
grid current (12A/div); iarm: arm current (6A/div);  vcf1: capacitor voltage in 
FBSM1 (20V/div); vcf2: capacitor voltage in FBSM2 (20V/div); vch: capacitor 
voltage in HBSM (20V/div) 
 
Fig. 11 illustrates the operation performance of the hybrid 
MMC during significant dc voltage drop. Initially, the hybrid 
MMC operates as a rectifier, absorbing active power (370W) 
from the ac grid into the dc side with a nominal dc voltage of 
120V. The dc voltage is then reduced from 120V to 70V (42% 
drop) for conventional VSC, such large voltage drop would 
disable the converter operation since the dc voltage is now less 
than the ac voltage. For the proposed hybrid MMC, the active 
power is decreased proportionally to 215W (a reduction of 
42%) and a reactive power of 100VAr is added to ensure 
sufficient charging period for the HBSMs. Under such 
condition, the modulation index rises to around 2.9. As shown 
in Fig. 11, the output ac current is still well controlled under 
such large dc voltage drop, and the hybrid MMC can regulate 
the active and reactive power demonstrating excellent 
operation and flexibility during dc voltage drop. 
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Fig. 11 DC voltage drop, vdc: dc voltage (120V/div); vg: grid voltage 
(170V/div); ig: grid current (12A/div); iarm: arm current (6A/div)  
VI.  CONCLUSION 
This paper proposes a hybrid MMC configuration 
consisting of FBSMs and HBSMs. By adopting the negative 
voltage state for some of the FBSMs, the output voltage range 
is extended to increase converter power transmission 
capability. By considering the relationships between the ac and 
dc voltages, ac, dc and arm currents, the ratio of FBSM to 
HBSM were analyzed in order to maintain capacitor voltage 
balance and retain dc fault blocking capability. An equivalent 
circuit for the hybrid MMC is proposed, which considers each 
arm to be consisted of two individual voltage sources. This 
model is used to analyze SM capacitor voltage balancing and 
ripple. A two-stage selection and sorting algorithm is 
developed to ensure capacitor voltage balancing among the 
SMs. The proposed Hybrid MMC is compared to other 
topologies in terms of power device utilization and power 
losses. This comparison shows that the Hybrid MMC has 
higher device utilization and lower power loss than the 
conventional FB-MMC. Experiment results during steady 
state, power step and dc fault verify the theoretical analysis. 
The proposed hybrid MMC is a possibility for high power 
transmission application where dc fault blocking capability is 
required.  
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